

Non- Secure Monitor 80 NS NS Ap1 78 Fig. 2 Mode NSMale 1 S Mole! NsMode2 SMode 2

. E






Fig. 4








Fig. 8




Fig. 9






Fig. 10





1.10, 118




Fig. 13A




Fig. 12




Fig. 13B

Exception	en en service de la Vector offse	et Corresponding mode
Reset	0x00	Supervisor mode
Under	0x04	Monitor mode / Unlib male
SWI	0x08	Supervisor mode Montor make
Prefetch abort	0x0C	Abort mode M nitor mode
Data abort	0x10	Abort mode / Mon: for made
IRQ / SIRQ	0x18	IRQ mode / Mon: tor mysle
FIQ	0x1C	FIQ mode / Monitor mode
SMI	0×20	andervole Monta made

F13-14

Secure

Reser	VMO
Wholes	VMI
SWI	VM2
Prefetch about	VM3
Data abort	VM4
IRQ/SIRQ	VMS
FIQ	7W6
SMT	VM7

Reset	150
thelit	VSI
SWI	VS2.
ProJetch abort	V S3
Data abort	754
TRa/SIRQ	VS 5
FIQ	. VS6
SMI	~~~ VS7

Reislet	VNS0
Lobert	VNSI
SWI	VNS2
Protetch about	NN23
Data about	VN54
IRQ/SIRQ	VNSS
FIQ	** VNS6
SMI	VN57

Fig. 15.

CP15 Monitor Trap Mask Register


0	١	, \	1	. 1	0	
SMI	SWI	Protetch Abort	Data Abort	IRQ	PIRO	FIQ


1= Mon(S)


0 = NS

of via hardware/external

Fig. 16.







mode mode mode

tach

SmI

double witnings

		Monitor			201752
4		Monitor mod	9.1		
	i i			↑	
	X X X X X X X X X X				
Sı	upervisor			Supervisor	12.544
	FIQ			FIQ	ture:
	IRQ			IRQ	-
	Vision of Towns				With w
	Indef			Undef	
А	bort			Abort	ett jack
Sy	slem		s	yslem	200000
Privilege	d modes		Privileg	ed modes	
Us	er	18 8		lser	
				501	
Non-privile	ged mode?		Non-privil	eged mode	

FIGURE 21

User	System	Supervisor	Abort	Undefined	Interrupt	Fast Interrupt
R0	R0	R0	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2	R2
R3	. R3	R3	- R3	R3	R3	R3
R4	R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7	R7
R8	R8	R8	R8	R8	R8	R8_fiq
R9	R9	R9	R9	R9	R9	R9_fiq
R10	R10	R10	R10	R10	R10	R10_fiq
R11	R11	R11	R11	R11	R11	R11_fiq
R12	R12	R12	R12	R12	R12	R12_fiq
R13	R13	R13 syc	743 abl '	R13_und	R13_irq	R13_fiq
R14	R14	1714_sve_	R'M sbt	R14_und	R14_irq	R14_fiq
PC	PC	PC	PC	PC	PC	PC

Monitor R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13_mon R14_mon PC	
R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13_mon R14_mon	Monitor
R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13_mon R14_mon	R0
R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13_mon R14_mon	R1
R4 R5 R6 R7 R8 R9 R10 R11 R12 R13_mon R14_mon	
R5 R6 R7 R8 R9 R10 R11 R12 R13_mon R14_mon	R3
R6 R7 R8 R9 R10 R11 R12 R13_mon R14_mon	R4
R7 R8 R9 R10 R11 R12 R13_mon R14_mon	R5
R8 R9 R10 R11 R12 R13_mon R14_mon	R6
R9 R10 R11 R12 R13_mon R14_mon	R7
R10 R11 R12 R13_mon R14_mon	R8
R11 R12 R13_mon R14_mon	L
R12 R13_mon R14_mon	R10
R13_mon R14_mon	R11
R14_mon	
	R13_mon
PC	R14_mon
	PC

CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	CPSR
		SPSR_svc	SPSR_abt	SPSR_und	SPSR_irq	SPSR_fiq

CPSR SPSR_mon

FIGURE 22




FIGURE 23

Fraditional Secure


ARM + processing

non/secure

ARM

5=1

1-19.24









fig. 26










Fig. 30





Fig. 31

26/64 Secure Monitor Non-Secure Int 2 bardler NSB

Lig. 32

Monitor Non-secure hardler Close Stub Int1 hadler



F16.35




FIG. 36




FIG. 37







FIG. 38





F16.40



F16-41





FIG. 42






FIG. 44






FIG. 45



F16.46








Fig. 48





PHYSICAL ADDRESS SPACE

F16. 49




FIG SOA




FIG 508




FIG 51






FIG 52








FIG 55






FIG 56



F16 57



Done by cache

FIG 58

Method of entry	How to program?	How to enter?	Entry mode
Breakpoint hits	Debug TAP or software (CP14)	Program breakpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID (²).	Halt/monitor
Software breakpoint instruction	Put a BKPT instruction into scan chain 4 (Instruction Transfer Register) through Debug TAP or Use BKPT instruction directly in the code.	BKPT instruction must reach execution stage.	Halt/monitor
Vector trap breakpoint	Debug TAP	Program vector trap register and address matches.	Halt/monitor
Watchpoint hits	Debug TAP or software (CP14)	Program watchpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID (²).	Halt/monitor
Internal debug request	Debug TAP	Halt instruction has been scanned in.	Hait
External debug request	Not applicable	EDBGRQ input pin is asserted.	Halt

^{(1):} In monitor mode, breakpoints and watchpoints cannot be data-dependent.

Figure 60

⁽ 2): The cores have support for thread-aware breakpoints and watchpoints in order to able so cure debug on some particular threads.

Name	Meaning	Reset value	Access	Inserted in scan chain for test
Monitor mode enable bit	0: halt mode 1: monitor mode	1	R/W by programming the ICE by the JTAG (scan1) R/W by using MRC/MCR instruction (CP14)	yes
Secure debug enable bit	0: debug in non- secure world only. 1: debug in secure world and non- secure world		In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure trace enable bit	0: ETM is enabled in non-secure world only. 1: ETM is enabled in secure world and non-secure world	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure user- mode enable bit	0: debug is not possible in secure user mode 1: debug is possible in secure user mode	1	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure thread-aware enable bit	0: debug is not possible for a particular thread 1: debug is possible for a particular thread		In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode) In Debug halt mode: No access – MCR/MRC instructions have any effect. (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no

Figure 6/

Function Table

D	CK	Q[n+1]
0		0
1		1
х	~	Q[n]

Logic Symbol




FIGURE 62

Function Table

D _.	SI	SE	CK	Q[n+1]
0	x	0		0
1	X	0	\	1
X	х	X		Q[n]
х	0	1		0
X	1	1		1

Logic Symbol




figure 63




FIGURE 64




Figure 65.




FIGURE 66 A

Scan Out




FIGURE 66 B





Figure 67



CP14 bits in Debug and Status Control register		<u>.</u>
Secure user-mode	Secure thread-aware	meaning
debug enable bit	debug enable bit	
X	X	No intrusive debug in entire secure world is possible. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are ignored in entire
		secure world.
0	X	Debug in entire secure world is possible
1	0	Debug in secure user-mode only. Any debug request, breakpoints, watchpoints, and other mechanism to enter
. ,		debug state are taken into account in user mode only. (Breakpoints and watchpoints linked or not to a thread ID are taken into account). Access in debug is restricted
		to what secure user can have access to.
i	1	Debug is possible only in some particular threads. In that case only thread-aware breakpoints and watchpoints linked to a thread ID are taken into account to enter debug state. Each thread can moreover debug its own code, and only its own code.
	debug enable bit	debug enable bit X X X

Figure 69A

CP14 bits in Debug and Status Control register				
Secure trace enable	Secure user-mode	Secure thread-aware	meaning	
bit	debug enable bit	debug enable bit		
0	X	X	No observable debug in entire secure world is possible.	
		·	Trace module (ETM) must not trace internal core	
in the second was a second out to			activity.	
1	0	X	Trace in entire secure world is possible	
1	1	0	Trace is possible when the core is in secure user-mode	
			only.	
1	i	1	Trace is possible only when the core is executing some	
·			particular threads in secure user mode. Particular	
			hardware must be dedicated for this, or re-use	
			breakpoint register pair: Context ID match must enable	
			trace instead of entering debug state.	

Figure 69B

Program	Debug
 Α	1 ラー
ß	
 A	· ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・
 В	

Figure 70

Method of entry	Entry when in non-secure world	entry when in secure world
Breakpoint hits	Non-secure prefetch abort handler	secure prefetch abort handler
Software breakpoint instruction	Non-secure prefetch abort handler	
Vector trap breakpoint	exceptions, prefetch abort.	secure prefetch abort exceptions (1). For other exceptions, secure prefetch abort.
Watchpoint hits		secure data abort handler
Internal debug request		debug state in halt mode
External debug request	Debug state in halt mode	debug state in halt mode

- (i) see in Comanon on vector trap register, :
- (2) Note that when external or internal debug request is asserted, the core enters halt mode and not monitor mode.

Figure 71A

Method of entry	Entry in non-secure world	entry in secure world
Breakpoint hits	Non-secure prefetch abort handler	breakpoint ignored
Software breakpoint instruction	Non-secure prefetch abort handler	instruction ignored (*)
Vector trap breakpoint	Disabled for non-secure data abort and non-secure prefetch abort interruptions. For others interruption non-secure prefetch abort.	breakpointignored
Watchpoint hits	Non-secure data abort handler	watchpoint ignored
Internal debug request	Debug state in halt mode	request ignored :
External debug request	Debug state in halt mode	requestignored 😽 💸 🤚
Debug re-entry from system speed access	notapplicable	not applicable

(1) As substitution of BKPT instruction in secure world from non-secure world is not possible, non-secure abort must handle the violation.

Figure 718